SEAT NO.		
----------	--	--

[Total No. of Pages: 2]

[8]

## S.E. (Computer) 2008 Course Computer Organization Semester II(May 2014) 2008 Course

Time: 3 Hours Max. Marks: 100 Instructions to the candidates: 1) Answers to the two sections should be written in separate answer books. 2) Neat diagrams must be drawn wherever necessary. 3) Figures to the right side indicate full marks. 4) Assume Suitable data if necessary SECTION I Q1) a) Explain the general architecture of IAS. [8] b) Draw the flowchart for restoring unsigned division algorithm and divide the [10] following numbers using the same algorithm and justify your answer Dividend= 22, Divisor = 6 Represent the following numbers into single precision and double precision Q2) a) [10] format. i. 208.1875 ii. 135.76 Multiply the following pair of numbers using Booth's algorithm method. b) [8] Multiplicand= -12 Multiplier=6 What is addressing mode? Explain different addressing modes detail with Q3) a) [8] suitable example What is the segmentation? Discuss the different segmentation schemes in 8086. b) [8] Explain instruction cycle with the help of state diagram. Q4) a) [8] b) Write difference between data hazard and instruction hazard. [8] Draw and explain the instruction format of 8086. Q5) a) [8] Enlist different design methods of Hardwired Control unit. Explain any one. b) [8] OR Q6) a) Write control sequence for an unconditional branch instruction [4] b) Give an example of Micro programmed control instructions [6] SECTION-II What is physical address? Explain the procedure of converting Virtual address to Q7) a) [10]

What is cache coherency? Discuss its advantages in Computer Science.

Physical address with suitable diagram.

b)

## OR

Q8)	a)	List and explain policies used with cache memory and state write policy for virtual memory with justification	[10]
	b)	Explain the RAID2 scheme with suitable example.	[8]
Q9)	a)	Explain the working principle of the following:  1. Display Devices  2. Scanners	[8]
	b)	What is the use of DMA? What is the cycle stealing in DMA?	[8]
		OR	
Q10) a	a)	Explain the SIMD and MIMD architecture with suitable diagram.	[8]
	b)	What is interrupt? Differentiate vectored and non vectored interrupts.	[8]
Q11)	a)	Explain NUMA cache coherency method in detail.	[8]
	b)	Differentiate RISC and CISC architectures.	[8]
		OR	
Q12)	a)	What are the methods of bus arbitration? Explain polling method of bus arbitration	[8]
		with a diagram.	
	b)	Write short notes on followings	[8]
		i. Superscalar Architecture	
		ii. Array Vector Processor	