Total No. of Questions: 10]	SEAT No. :
P1970	[Total No. of Pages : 2

[4859]-1047

B.E. (Electronics Engg.) (End Semester) VLSI DESIGN (2012 Pattern)

Time: 3 Hours] [Max. Marks: 70 Instructions to the candidates: 1) Neat diagrams must be drawn wherever necessary. 2) Figures to the right indicate full marks. Use of logarithmic tables slide rule, Mollier charts, electronic pocket calculator and steam tables is allowed. 4) Assume suitable data, if necessary. What is feature size and λ ? List basic λ rules in CMOS design? **Q1**) a) [6] Write short note on velocity saturation. b) [4] OR Derive the expression for Dynamic power dissipation. *O2*) a) [5] Draw block diagram and explain architecture of FPGA. b) [5] Write a VHDL code for BCD to seven segment Decoder. **O3**) a) [5] Explain Noise margin. Give its expressions. [5] b) OR Explain various attributes in VHDL with suitable examples. *Q4*) a) [5] What is metastability? How can it be removed? b) [5] Compare SRAM and DRAM. List various types of memories. **Q5**) a) [8] Draw any 2 schematics of DRAM cells. Explain Write and Read operation b) of any one of them. [8] OR Draw and explain the schematic of SRAM cell with necessary peripherals. *06*) a) [8] Write short note on: b) [8] Refresh circuit i) Sense amplifier ii)

Q 7) a)	What are challenges in routing? Explain switch box routing.	[8]
b)	Explain floor planning, its purposes and the rules.	[8]
	OR	
Q8) a)	What is Global routing. Explain Maze and line probe routing alg in detail.	orithms [8]
b)	Explain Power distribution and power optimization in details.	[8]
Q9) a)	What are stuck open, stuck short faults? Also explain stuck a stuck at 0 faults with example.	nt 1 and [9]
b)	What is Built in self test? Explain BIST for RAM.	[9]
	OR	
Q10) a)	What is need of Boundary scan? Explain Boundary scan technidetail.	nique in [6]
b)	What is necessity of DFT.	[4]
c)	What is Test access port? Explain TAP controller with help machine.	of state [8]

യയയ