Total No. of Questions: 12]		SEAT No. :	_
P3379	[4050] 110	[Total No. of Pages	::

|4959|-118 **B.E.** (Electronics)

a-ADVANCED COMPUTER ARCHITECTURE

(Semester - I) (2008 Pattern) (Elective - II) (404205)

Time: 3 Hours [Max. Marks : 100] Instructions to the candidates: Answer three questions from Section - I and 3 questions from Section -II. *2*) Answers to the two sections should be written in separate books. 3) Neat diagram must be drawn whenever necessary. Figures to the right indicate full marks. 5) Assume suitable data if necessary. **SECTION - I** Discuss in detail the application of parallel processing in *Q1*) a) [12] i) Predictive modelling and simulation. ii) Engineering design and automation. b) Discuss and explain instruction level parallelism and Thread level parallelism. [6] OR **Q2**) a) Discuss Flynn's & Handler's classification of parallel computer in detail. [12] b) Explain the Amdahl's law for speedup performance. [6] *Q3*) a) Explain various types of data hazards observed in pipeline processor. How those hazards could be detected and resolved. [8] b) Compare between: [8] Static and dynamic pipeline i) Unifunctional and multifunctional pipeline. ii)

Q4) a) Explain the Internal Forwarding Techniques. [6] Consider the following pipeline reservation table b) clock cycles → 2 5 1 3 4 6 7 States ↓ X **S**1 X X **S**2 X X X X **S**3 [10] Determine latencies in the forbidden list F and collision vector C. i) ii) Draw the state transition diagram. iii) List all simple cycles and greedy cycles. For a pipeline clock period τ = 20ns. Determine maximum throughput iv) of the pipeline. What are vector processors? Discuss two different architectural **Q5**) a) configurations of vector processor. [12] b) Explain pipeline chaining. [4] OR State the characteristics of CRAY - 1 computer system. Draw and explain **Q6**) a) the computation section of CRAY - 1 vector processor. [12] Explain any two types of vector instructions. b) [4] **SECTION - II** Explain matrix multiplication on SIMD architecture. **Q7**) a) [10]Explain the cube interconnection network and hypercube interconnection b) network. [8] OR

Q8) a)	Explain the algorithm to compute fast Fourier Transform for SII architecture.	
b)	Explain static and dynamic network topologies used in interconnect networks with proper examples.	etion [8]
Q9) a)	Explain cache coherency and bus snooping.	
b)	Explain loosely and tightly coupled multiprocessor system with exam	nple. [8]
	OR	
Q10) a)) Explain in detail chip multiprocessing.	
b)	Give a typical architecture for MPP. Explain in detail.	[8]
<i>Q11)</i> a)	Discuss in brief latency hiding techniques.	
b)	Explain Data parallel programming.	
	OR	
Q12) a)	Write short note on	
	i) Synchronous message passing	
	ii) Asynchronous message passing	
b)	Explain use of following primitives w.r.t. parallel programming.	[8]
	i) Send ();	
	ii) Receive ();	
	iii) Fork ();	
	iv) Join();	