G.R. No.

Papez Code - U127-104A (ESE)

## MAY 2018 / ENDSEM

## F. Y. B. TECH. (COMMON) (SEMESTER - II)

**COURSE NAME: Basic Electronics Engineering** ET10174A (2017 PATTERN) [Max. Marks: 50] Time: [2 Hours] (\*) Instructions to candidates: Answer Q.1 OR Q.2, Q.3 OR Q.4 and Q.5 Figures to the right indicate full marks. Use of scientific calculator is allowed. Use suitable data wherever required. State and prove Demorgan's theorems, Draw the logical diagrams. Q.1 a) What is Multiplexer? Draw 4:1 multiplexer and develop logical b) expression for the output. Explain the reasons due to which digital technology is preferred over [4] c) analog technology. OR Explain commutative law, associative law and distributive law using [6] Q.2 a) logic expressions. Convert binary number 110110.1011 to decimal number and convert [6] b) decimal number 82.625 to binary number. Using basic logic gates implement the following logical expressions c) [4] 1)  $X = A\overline{B} + AB$ 2)  $X = \overline{ABC} + B(EF + \overline{G})$ What is RTD? Explain its construction and working principle. Draw the Q.3 a) circuit diagram for measurement of temperature using RTD. What is strain gauge? How it is used to measure weight? [4] b) Explain any four characteristics of transducer. [4] c)

Q.4	<ul> <li>Draw the construction diagram of thermister and explain the working principle of it.</li> </ul>	[6]
	b) Explain working of ultrasonic flow meter.	[4]
	c) What are passive transducers? List the categories in which they are classified.	[4]
	P. T. R. TRCH. [COMMON] [SEMILSTER PR]	
Q.5	Attempt following multiple choice questions:[2x10=20 marks]	
1.	Three LED's are connected in series along with limiting resistance. It is supplied with 12 V DC , current flowing through LED is 20mA and drop across each LED is 2.5V, the value of limiting resistance will be a) 200 $\Omega$ b) 250 $\Omega$ c) 225 $\Omega$ d) 300 $\Omega$	[2]
2.	The voltage across Zener diode remains constant when operated	[2]
	a) Below Iz min b) between Iz min and Iz max c) in forward biased d) None of the above	
3.	A properly biased single stage transistor amplifier has gain of 56 and dynamic emitter resistance of $10~\Omega$ , the collector resistance will be	[2]
	a) 56 Ohm b) 560 Ohm c) 5.6 K Ohm d) 10 Mho	
4.	V <sub>CE</sub> approximately equals when a transistor is in saturation state.	[2]
5.	a) V <sub>B</sub> b) V <sub>CC</sub> c) 0.2 V d) 10V  Ideal op-amp has CMRR andinput offset voltage a) infinity, zero b) infinity, infinity c) zero, zero d) zero, infinity	[2]
6.	In inverting amplifier $R_F\!\!=\!\!50K\Omega$ and $R_I\!\!=\!\!2K\Omega$ then the close loop gain of amplifier is	[2]
	a) -25 b) 26 c) -52 d) 100	
7.	In Non inverting comparator, the output of comparator will be at, when it's input voltage is greater than reference voltage i.e $V_{ref}=1V$ .	[2]
	a) negative saturation b) positive saturation c) zero volt d) 1 volt	
8.	For SCR with firing angle of $\alpha$ =0, the DC voltage at the output of full wave controlled rectifier is	[2]
	a) $Vm/\pi$ b) $2Vm/\pi$ c) $Vm/2\pi$ d) 0	
9.	For n channel E-MOSFET, if $V_{GS}$ =5V, Vth=1V and K=6.17mA/V <sup>2</sup> the drain current is	[2]
	a) 95mA b) 90.18mA c) 98.7mA d) 101.24mA	
10.	The output of a particular op-amp increases 10V in 16 $\mu$ s. The slew rate is a) 62.5V/ $\mu$ s b) 0.625V/ $\mu$ s c) 1.5V/ $\mu$ s d) none of these	[2]