Total No.	of Questions : 8] SEAT No. :			
P4832	[Total No. of Pages : 3			
	[5152]-569			
	S.E. (Computer) (Semester - IV)			
MICROPROCESSOR				
	(2015 Pattern)			
	23.			
Time: 2 F				
Instructio	ons to the candidates: 1) Answer Question No.1 or 2, 3 or 4, 5 or 6 and 7or 8.			
	2) Neat diagram must be drawn wherever necessary.			
	3) Figures to the right indicate full marks.			
	4) Assume suitable data, if necessary.			
	9.1			
<b>Q1)</b> a)	What is the use of following instructions? [2]			
<b>2</b> -7)	i) Wait			
^	ii) Lock			
b)	Explain segment address translation in detail. [4]			
c)	Draw and explain segment descriptor. [6]			
	OR			
<b>Q2)</b> a)	What is the use of Direction Flag? [2]			
b)	Draw and explain the system address and system segment registers. [4]			
c)	Explain the following instructions, mention flags affected: [6]			
	i) CWD			
	ii) BT			
	iii) LAHF			
<i>Q3)</i> a)	List the registers and data structures that are used in multitasking. [2]			
b)	Differentiate between memory mapped I/O and I/O mapped I/O. [4]			
( ) (c)	Explain what happens when an interrupt calls a procedure as an interrupt			
	handler. [6]			
	OR OR			
04)				
<b>Q4)</b> a)	Write the two mechanisms that provide protection for I/O functions.[2]			
	P.T.O			

	b)	What is IDT and how to locate IDT?	[4]
	c)	Explain the different exception conditions-Faults, Traps and Aborts.	.[6]
Q5)	a)	Write short note on "Task Switch Breakpoint".	[3]
	b)	Write short note on "Protection within a V86 task".	[4]
	c)	Explain various debugging features of 80386.	[6]
		OR	
<b>Q</b> 6)	a)	Write short note on "General Detect Fault".	[3]
	b) \	Which bit of EFLAGs indicates V86 mode? Explain, how hardware software cooperate with each other to emulate V86 mode?	and <b>[4]</b>
	c)	Explain, how test registers are used in testing TLB?	[6]
Q7)	a)	Explain following signals	[3]
		i) ADS#	
		ii) READY#	
		iii) NA#	
	b)	Write note on CLK2 and internal processor clock.	[4]
	c)	Which data types are supported by 80387?	[6]
		OR OR	

[3] **Q8)** a) Explain following signals BE0# through BE3#. Explain following signals

i) PEREQ b)

- BUSY# ii)
- [6] Draw read cycle with pipelined address timing. c)