Total No	o. of Questions : 12]	SEAT No.:
P2969	,	
12/0/	X 0	[Total No. of Pages : 3
	[5354]-183	3
	B.E.	
	COMPUTE	\mathbf{R}
	Advanced Computer Architec	
	(2008 Patter)	
Time: 3		[Max. Marks :100
	tions to the candidates:	[max. mans. 100
1)	Answers to the two sections should be	written in separate answer books.
2)	Answer Q1 or Q2, Q3 or Q4, Q5 or Q6 j	-
	Q10, Q11 or Q12 from section - II.	
3)	Neat diagrams must be drawn whereve	
4)	Figures to the right side indicate full n	narks.
5)	Assume Suitable data if necessary	·
	SECTION -	
Q1) a)	Explain in brief Flynn's and Feng's C	
1 \	architecture.	[8]
b)	Discuss different Hazards in pipeline	
	OB	[10]
	OR OR	
Q 2) a)	Discuss the following different p	
	technique	. [8]
	i) Register tagging.	,0)
L.	ii) Internal forwarding.	lability and different markets
b)		
	Metrics associated with it. Explain in performance.	[10]
	periormance.	[10]

Q3) a) What are the various features of uniprocessor system which exploits the parallelism. [8]

b) What is job sequencing problem with pipeling architecture? Define following terms: [8]

- i) Forbidden list
- ii) Collision vector
- iii) Simple cycle
- iv) Greedy cycle

v) MAL

vi) Throughput

Q4) a) b)	Explain design issues of instruction and arithmetic pipeline. [8] Discuss the vector instruction set and differenciate between vectoe and Superscalar architecture. [8]		
Q 5) a)	How a 3-cube network can viewed as .Discuss in detail the parallel algorithm for matrix multiplication. Obtain the time complexity for the same. [8]		
b)	Discuss vector optimizing techniques implemented in vectorizing compiler. [8]		
	OR		
Q6) a)	Considering Mesh network as an interconnection network for array processors. Discuss in detail the parallel algorithm for sorting the array of elements.		
b)	With suitable example explain following features implemented is cray-1 architecture. [8] i) Vector chaining	in 8]	
	ii) Strip Mining		
	SECTION - II		
Q7) a)	Discuss Dynamic bus arbitration techniques associated with time share bus.		
b)	Compare between:	8]	
	i) Write - Through and Write - Back caches		
	ii) Write - Update and write - Invalidate protocol.		
	i) Write - Through and Write - Back caches ii) Write - Update and write - Invalidate protocol. OR		
Q8) a)	What is the difference between static and dynamic bus arbitration	n	
1 \	techniques. Explain any two dynamic bus arbitrations techniques. [8		
b)	With the help of few machine instructions explain the hardware support provided for inter process synchronization.	rt 6]	
c)		4]	
	<u> </u>		

- **Q9**) a) State cache multi coherency problem in multiprocessor system. Describe the various state of MESI protocol.
 - Compare cross bar switch with multiported memory module b) interconnection network. [8]

- Discuss the various context switching policies implemented in *Q10*)a) multithreaded architecture. [8]
 - Explain with suitable example message passing parallel programming. b) [8]
- Define the term-memory consistency model. What different types of *Q11*)a) memory consistency models are available for multithreaded architectures? Discuss various parameters affecting performance of multithreaded architecture.
 - Explain with suitable examples shared memory parallel programming. b) [8]

- Explain the various steps to be followed to develop parallel algorithms *Q12*)a) for multiprocessors. [8]
 - an to f MPI. Compare PVM and MPI message passing libraries. Explain briefly b) various communication functions implemented as a part of MPI. [8]

