Seat	
No.	2

[5352]-564

S.E. (Computer) (I Sem.) EXAMINATION, 2018 COMPUTER ORGANIZATION AND ARCHITECTURE (2015 PATTERN)

		(2016 1711 121011)	
Time	: Tw	o Hours Maximum Marks :	50
N.B.	:— (<i>i</i>)	Neat diagrams must be drawn wherever necessary.	
	(ii)	Figures to the right indicate full marks.	
	(iii)	Use of calculator is allowed.	
	(iv)	Assume suitable data, if necessary.	
Q.1	a)	List the elements of bus design. Explain any two elements of Bus Design	[6]
	b)	Perform division of following 4 bit numbers using restoring Division algorithm	[6]
		Dividend=1010 Divisor=0011. OR	
Q.2	a)	Represent 1259.125 in single precision and double precision formats.	[6]
	b)	Explain associative mapping technique with neat diagram.	[6]
Q.3	a)	What are Data transfer modes of DMA? Explain any two in detail.	[6]
	b)	Discuss following I/O mechanisms for transferring data with a neat flowchart.	[6]
		i. Programmed I/O	
		ii. Interrupt driven I/O	
0.4	- \	OR District Control of the Control o	F 67
Q.4	a)	List the features of thunderbolt interface. Draw and explain thunderbolt configuration.	[6]
	b)	Explain following addressing modes along with suitable example. I. Direct addressing II. Indirect addressing	[6]
		III. Displacement addressing mode	
Q.5	a)	Draw and Explain the functional block Diagram of 8086.	[7]
	b)	Explain Instruction pipelining in detail.	[6]

CAT	
	`
×()+	•

Q.6	a)	Draw and Explain Instruction cycle state diagram.	[7]
	b)	Compare Superscalar and super pipelined approaches in superscalar processor	[6]
Q.7	a)	Explain following instruction execution phases with suitable example i. Fetch the instruction ii. Fetch the operand iii. Execute the instruction	[7]
	b)	Draw and Explain Micro programmed Control Unit OR	[6]
Q. 8	a)	Explain in detail following micro instruction sequencing techniques i. Single Address Fields ii. Variable address Fields	[6]
	b)	Draw and Explain Single Bus organization of CPU	[7]
		ii. Variable address Fields Draw and Explain Single Bus organization of CPU	5. No.