

## Scheme of Marks/ Solution

**DECEMBER 2018/ENDSEM**

U218-135 (ESE)

**S. Y. B. TECH. (E&TC) (SEMESTER - I)**

**COURSE NAME: DIGITAL ELECTRONICS**

**COURSE CODE: ETUA21175**


**(PATTERN 2017)**

Time: [2 Hours]


[Max. Marks: 50]

**(\*) Instructions to candidates:**

- 1) Answer Q.1, Q.2, Q.3, Q.4, Q.5 OR Q.6, Q.7 OR Q.8
- 2) Figures to the right indicate full marks.
- 3) Use of scientific calculator is allowed
- 4) Use suitable data where ever required

Q.1)	a)	Use a K-map to simplify each expression to minimum POS form: i) $Y = (A + \bar{B} + C + \bar{D})(\bar{A} + B + \bar{C} + D)(\bar{A} + \bar{B} + \bar{C} + \bar{D})$ ii) $Y = (X + \bar{Y})(W + \bar{Z})(\bar{X} + \bar{Y} + \bar{Z})(W + X + Y + Z)$	[6]
		<b>Solution:</b> K-map with correct fill----- <b>(3m)</b> Correct answer----- <b>(3m)</b> i) $(A + \bar{B} + C + \bar{D})(\bar{A} + B + \bar{C} + D)(\bar{A} + \bar{B} + \bar{C} + \bar{D})$ ii) $(W + X)(W + \bar{Z})(X + \bar{Y})(\bar{W} + \bar{X} + \bar{Y} + \bar{Z})$	
		<b>OR</b>	
	b)	Using a K-map, convert the following standard POS expression into a minimum POS expression, a standard SOP expression, and a minimum SOP expression. $Y = (A + \bar{B} + C + D)(A + \bar{B} + C + \bar{D})(A + B + C + \bar{D})(A + B + \bar{C} + \bar{D})(A + B + \bar{C} + D)$	[6]
		<b>Solution:</b> K-map with correct fill----- <b>(3m)</b> Correct answer----- <b>(3m)</b>	
		 <p>(a) Minimum POS: <math>(A + B + C)(\bar{B} + \bar{C} + D)(B + C + \bar{D})</math></p> <p>(b) Standard SOP:  <math>\bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + A\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}D + A\bar{B}C\bar{D} + A\bar{B}CD</math> </p>	





- Q.2) a) Design a logic circuit to produce a HIGH output only if the input, represented by a 4-bit binary number, is greater than twelve or less than three. Write the truth table and then draw the logic diagram. [6]

**Solution:**

Truth Table----- (3m)

Logic Diagram----- (3m)

OR


- b) Develop a combinational system which has three input and produces output Y. Whenever even number of ones are detected by the system Output Y=1. Write the truth table and draw its logic diagram. [6]

**Solution:**


Truth table----- (3m)

Logic Diagram----- (3m)

- Q.3) a) Draw the Q output relative to the clock for a D flip-flop with the inputs as shown in fig. Assume positive edge triggering and Q initially LOW. [6]



**Solution:**




OR

- b) The waveform in shown in fig. below is applied to the J, K, and clock inputs as indicated. Determine the Q output, assuming that the flip-flop is initially RESET. [6]



		<b>Solution:</b> 	
Q.4)	a)	Design a shift register with suitable flip-flops that will follow the sequence 1000, 0100, 0010, 0001, 0000...write its truth table and draw its logic diagram.	[4]
		<b>Solution:</b> Truth table------(2m) Logic Diagram------(2m)	
		<b>OR</b>	
	b)	Design a synchronous circuit using suitable flip-flop which will follow the sequence 00, 01, 10, 11, 00... write its truth table and draw its logic diagram.	[4]
		<b>Solution:</b> Truth table------(2m) Logic Diagram------(2m)	
Q.5)	a)	A certain IC has two input CMOS NOR gates. Draw the internal diagram of CMOS NOR gate and explain its working for all the possible combination of inputs.	[6]
		<b>Solution:</b> Internal diagram------(3m) Explanation for all possible combination of inputs------(3m)	
	b)	Draw the architecture of CPLD and write its parameters.	[4]
		<b>Solution:</b> Architecture diagram------(2m) Parameters------(2m)	
	c)	Three open-collector AND gate are connected in a wired AND configuration as shown in figure. Assume that the wired-AND circuit is driving four standard TTL inputs (-1.6 mA each). i) Write the logic expression for X. ii) Determine the minimum value of $R_p$ if $I_{OL(max)}$ for each gate is 30 mA and $V_{OL(max)}$ is 0.4 V	[4]





**Solution:**

- a)  $X = ABCDEF$  -----(1M)  
 b)  $4(1.6 \text{ mA}) = 6.4 \text{ mA}$ -----(1M)  
 $IR_p = 23.6 \text{ mA}$ -----(1M)  
 $R_p = 195 \text{ ohms}$ -----(1M)

**OR**

- Q.6) a) A certain IC has four two input TTL NAND gates. Draw the internal structure of TTL NAND gate and explain its working for all the possible combinations of inputs. [6]

**Solution:**

Internal structure----- (3m)

Explanation with all possible combination of inputs---- (3m)


- b) A certain IC is of CMOS NOT gates. Draw the internal structure of CMOS inverter gate and explain its working for all possible combinations on input. [4]

**Solution:**

Internal structure----- (2m)

Explanation with all possible combination of inputs---- (2m)

- c) Determine the value of the limiting resistor,  $R_L$ , in the open-collector circuit of figure if the LED current is to be 20 mA. Assume a 1.5 V drop across the LED when it is forward-biased and a LOW-state output voltage of 0.1 V at the output of the gate. [4]



**Solution:**

$R_L = 175 \text{ ohms}$

- Q.7) a) A long sequences of pulses enters a synchronous sequential circuit which is required to produce an output  $z=1$ , whenever the sequence 1111 occurs. Using suitable flip-flop design the [6]



		non-overlapping system and draw its logic diagram.	
		<b>Solution:</b> State Diagram------(2m) Transition Table------(2m) Logic Diagram------(2m)	
	b)	With suitable example explain the following terms: 1. State Table 2. State diagram	[4]
		<b>Solution:</b> Explanation and example on state table------(2m) Explanation and example on state diagram------(2m)	
	c)	Write truth table, excitation table for SR flip-flop and draw its state diagram	[4]
		<b>Solution:</b> Truth table------(1m) Excitation table------(1m) State Table------(2m)	
		<b>OR</b>	
Q.8)	a)	A long sequences of pulses enters a synchronous sequential circuit which is required to produce an output $z=1$ , whenever the sequence 1010 occurs.	[6]
		<b>Solution:</b> State Diagram------(2m) Transition Table------(2m) Logic Diagram------(2m)	
	b)	Write truth table, excitation table for JK flip-flop and draw its state diagram	[4]
		<b>Solution:</b> Truth table------(1m) Excitation table------(1m) State Table------(2m)	
	c)	Design a sequence detector which will produce output $z=1$ , whenever the sequence 110 occurs. Using suitable flip-flop design the non-overlapping system and draw its logic diagram.	[4]
		<b>Solution:</b> State Diagram------(2m) Transition Table------(1m) Logic Diagram------(1m)	