

## Scheme of Marks/ Solution

## **DECEMBER 2018/ENDSEM**

U218-135 (ESE)

S. Y. B. TECH. (E&TC) (SEMESTER - I)

COURSE NAME: DIGITAL ELECTRONINCS

COURSE CODE: ETUA21175

(PATTERN 2017)

Time: [2 Hours]

[Max. Marks: 50]

(\*) Instructions to candidates:


1) Answer Q.1, Q.2, Q.3, Q.4, Q.5 OR Q.6, Q.7 OR Q.8

2) Figures to the right indicate full marks.

3) Use of scientific calculator is allowed

4) Use suitable data where ever required

Q.1)	a)	Use a K-map to simplify each expression to minimum POS form:	[6]
		i) $Y = (A + \overline{B} + C + \overline{D})(\overline{A} + B + \overline{C} + D)(\overline{A} + \overline{B} + \overline{C} + \overline{D})$	
1	4	ii) $Y = (X + \overline{Y})(W + \overline{Z})(\overline{X} + \overline{Y} + \overline{Z})(W + X + Y + Z)$	
100		Solution:	
		K-map with correct fill(3m)	
		Correct answer(3m)	-
( A		i) $(A + \overline{B} + C + \overline{D})(\overline{A} + B + \overline{C} + D)(\overline{A} + \overline{B} + \overline{C} + \overline{D})$	
	14	ii) $(W+X)(W+\bar{Z})(X+\bar{Y})(\bar{W}+\bar{X}+\bar{Y}+\bar{Z})$	
E'E'		OR	
	b)	i dipiopoloni	[6]
		into a minimum POS expression, a standard SOP expression,	
		and a minimum SOP expression.	
		$Y = (\overline{A} + \overline{B} + C + D)(A + \overline{B} + C + D)(A + B + C + \overline{D})(A + B + \overline{C} + \overline{D})(A + B + \overline{C} + D)$	
		Solution:	
	* *	K-map with correct fill(3m)	
		Correct answer(3m)	
		$AB \stackrel{CD}{\longrightarrow} 00  01  11  10$	
		0 0 0	
		01 0	
		$\overline{B} + C + D$	
19		11 0	
	178	CONTROL TO THE TOTAL OF THE PROPERTY OF THE PR	
	1	(b) Standard SOP:	
		$B + C + \overline{D}$ $\overline{ABCD} + \overline{ABCD} +$	
		(a) Minimum POS: $(A + B + C)(\overline{B} + C + D)(B + C + \overline{D})$ $A\overline{B}C\overline{D} + ABCD + ABCD + ABCD$	



	-	CLK 0 1 2 3 4 5	
			2
		CLK_CC	
		) K 0	
	1	— K > &	2
		Solution:	
		CLK 0 1 2 3 4 5	
7			
		L	ľ
		) K 0	
		ment of the same appropriate to the significant personal states of	1
		Toggle No Reset Set Set	
		change	-
Q.4)	a)	Design a shift resistor with suitable flip-flops that will follow the	[41
	1	sequence 1000, 0100, 0010, 0001, 0000write its truth table	[4]
		and draw its logic diagram.	PAR
		Solution:	
		Truth table(2m)	
		Logic Diagram(2m)	
	h)	OR Decises a way 1	
	b)	Design a synchronous circuit using suitable flip-flop which will follow the sequence 00, 01, 10, 11, 00	[4]
		follow the sequence 00, 01, 10, 11, 00 write its truth table and draw its logic diagram.	
		Solution:	
		Truth table(2m)	
		Logic Diagram(2m)	
Q.5)	a)	A certain IC has two input CMOS NOR gates. Draw the internal	[6]
- 50/2		diagram of CMOS NOR gate and explain its working for all the	
	100	possible combination of inputs.	
		Solution:	
	-24	Internal diagram(3m) Explanation for all possible combination of inputs(3m)	
		Explanation for an possible combination of inputs(3m)	
	b)	Draw the architecture of CPLD and write its parameters.	[4]
		Solution:	[-]
		Architecture diagram(2m)	
- 1		Parameters(2m)	
	c)	Three open-collector AND gate are connected in a wired AND	[4]
		configuration as shown in figure. Assume that the wired-AND	[4]
		configuration as shown in figure. Assume that the wired-AND circuit is driving four standard TTL inputs (-1.6 mA each).	[4]
		configuration as shown in figure. Assume that the wired-AND	[4]

		+5 V	
		$ \begin{array}{c c} A & & & \\ B & & & \\ C & & & \\ D & & & \\ E & & & \\ \end{array} $	
		Solution: a) X= ABCDEF(1M) b) 4(1.6 mA)= 6.4 mA(1M) IR <sub>p</sub> = 23.6 mA(1M) R <sub>p</sub> = 195 ohms(1M)	
0.51		OR	-
Q.6)	( a)	A certain IC has four two input TTL NAND gates. Draw the internal structure of TTL NAND gate and explain its working for all the possible combinations of inputs.  Solution:	[6
		Internal structure(3m) Explanation with all possible combination of inputs(3m)	
	b)-	of CMOS inverter gate and explain its working for all possible combinations on input.	[4
		Solution: Internal structure(2m) Explanation with all possible combination of inputs(2m)	
	c)	Determine the value of the limiting resistor, R <sub>L</sub> , in the open-collector circuit of figure if the LED current is to be 20 mA. Assume a 1.5 V drop across the LED when it is forward-biased and a LOW-state output voltage of 0.1 V at the output of the gate.	[4]
		+5 V → N ≥ R <sub>L</sub>	*
	20.1	$B \longrightarrow X$	
		Solution: R <sub>L</sub> = 175 ohms	
		TI O UTITIS	
7) 8		A long sequences of pulses enters a synchronous sequential circuit which is required to produce an output z=1, whenever he sequence 1111 occurs. Using suitable flip-flop design the	5]

×

4

		non-overlapping system and draw its logic diagram.	
		Solution:	
		State Diagram(2m)	
		Transition Table(2m)	*
		Logic Diagram(2m)	
	1		
	b)	With suitable example explain the following terms:  1. State Table 2. State diagram	[4]
	VET .	Solution:	
	19 15	Explanation and example on state table(2m)	
		Explanation and example on state diagram(2m)	
	4.		
	c)	Write truth table, excitation table for SR flip-flop and draw its state diagram	[4]
110		Solution:	
	1	Truth table(1m)	
		Excitation table(1m)	
		State Table(2m)	
		OR	
Q.8)	a)	A long sequences of pulses enters a synchronous sequential circuit which is required to produce an output z=1, whenever the sequence 1010 occurs.	[6]
		Solution:	
		State Diagram(2m)	18
		Transition Table(2m)	
		Logic Diagram(2m)	
			-Î la
	b)	Write truth table, excitation table for JK flip-flop and draw its state diagram	[4]
		Solution:	
		Truth table(1m)	
		Excitation table(1m)	
		State Table(2m)	15
			-
	c)	Design a sequence detector which will produce output z=1,	[4]
	,	whenever the sequence 110 occurs. Using suitable flip-flop	
B 15. 700		design the non-overlapping system and draw its logic diagram.	
		Solution:	
	1	State Diagram(2m)	
		Transition Table(1m)	

. .