Total No. of Printed Pages: 014

P118-142(T1)

		- 97
G.R.	No.	
	5' g	

## OCTOBER 2018 / IN - SEM (T1)

## F. Y. M. TECH. (E&TC-Signal Processing) (SEMESTER -I)

COURSE NAME: Advanced Embedded Processors and Programming

## COURSE CODE: ETPA11182

## (PATTERN 2018)

		**		
Time	[1 Hour]	1	[Max. Marks: 2	0]
(*) I1	structions to candidates	:		
1)	Answer Q.1 OR Q.2, Q.3 OR Q	.4		
2)	Figures to the right indicate i	ull marks		
3)	Use of scientific calculator is	allowed		
4)	Use suitable data where ever	equired		
Q.1)				
A) Ju	stify the RISC architecture philo	sophy in advanced Proc	essors.	[6]
B) El	aborate flow of software develop	ment with any one IDE		[4]
	OI			
Q.2)				
A) W	hat are embedded system design	challenges? Justify with	any one case study.	[6]
	ow embedded C programming is	The second secon	*·	[4]
Q.3)				
W	ill increase in pipeline stages alw	ays results in better per	formance? Justify the	answer.
				[10]
		OR		
Q.4)				
A) W	hat are pipeline hazards? Which	remedial measures are u	sed to reduce hazard	s? [6]
	ompare sequential, concurrent an			[4]