Total No. of Questions – [6] I Total No. of Printed Pages: 2

G.R. No.

Time: [2 Hours]

Q.2)

Paper code - U239-144 (ESE)

DECEMBER 2019 ENDSEM S. Y. B.TECH. (IT) (SEMESTER - III) **COURSE NAME: COMPUTER ORGANIZATION** COURSE CODE: ITUA21184

(PATTERN 2018)

[Max. Marks: 50]

[4]

(*) Instructions to candidates:

All questions are compulsory. 1)

Figures to the right indicate full marks. 2)

Use of scientific calculator is allowed. 3)

Assume suitable data where ever required. 4)

Q.1)Attempt any one

16	data lines in bus interconnection scheme. tempt any one	[4]
b)	Explain functionality of Control lines, address lines and	[4]
	microprocessor speed.	[4]
a)	Point out and discuss techniques which contribute to	

Solve 10100.01 - 11011.10 using 2's Complement a) method.

Explain							
represent	ation	for sing	gle precisi	ion and	Double p	recision	[4]
format.							

Q.3) Attempt any one

Write about concept of register renaming along with its	
hazards.	[6]
Summarize on hardwired control unit organization along	
with list of components required to design.	[6]
	hazards. Summarize on hardwired control unit organization along

Q.4) Attempt any one

- a) Draw and explain 8086 block diagram architecture along with suitable diagram. [10] Write on Direct addressing mode with suitable example.
- b) Correlate the following instruction with type of Involved along with its description. [10] LD,STC,LR,INC,MOV,Input(read)

Explain Logical address, Physical address and Effective Address with suitable example.

- a) Discuss about cache memory. Compare physical cache and logical cache with suitable diagram. Select which one [13] more better in terms of speed.
 Discuss on memory hierarchy with suitable diagram.
- b) Write cache read operation flowchart in detail and summarize the same.
 Choose the appropriate parameters which affect memory Performance.

Q.6) Attempt any one

- a) Comment on single core, dual core, quad core and multicore processors. Which one is a better processor along with [13] application of each. Also compile the same to write about hardware performance issues and software performance issues.
- b) List four types of multicore organization with suitable Diagram and Explain role of L1, L2 and L3 Cache.
 What is Interrupt? Enumerate different sources of interrupt along with states of interrupt.

2/2

[13]

[13]

DECEMBER 2019 ENDSEM