Total No. of Questions – [08]

Total No. of Printed Pages: [02]

G.R. No.	
	-

Papez Code - U228 - 134 (ESE)

## May 2019/ENDSEM

# S. Y. B. TECH. (E & TC) (SEMESTER - II)

# COURSE NAME: Integrated Circuits (IC)

## COURSE CODE: ETUA22174

### **(PATTERN 2017)**

### Time: [2 Hours]

[Max. Marks: 50]

## (\*) Instructions to candidates:

- 1) Answer Q.1, Q.2, Q.3, Q.4, Q.5 OR Q.6, Q.7 OR Q.8
- 2) Figures to the right indicate full marks.
- 3) Use of scientific calculator is allowed
- 4) Use suitable data wherever required
- Q1 a) Draw the circuit diagram of Dual input balanced output [6] differential amplifier and derive the expressions for differential voltage gain (Ad), Input resistance (Rin)and output resistance (Ro) using r parameter model.

#### OR

- **b)** Op-amp has slew rate of 2 V/microsecond. What is the **[6]** frequency of maximum undistorted sine wave that can be obtained for 5 V peak signal? Also determine the maximum current which charges the internal capacitor of 1 nano farad.
- **Q2 a)** What are the drawbacks of ideal/basic integrator? Draw the **[6]** circuit diagram of practical integrator along with frequency response and explain its operation.

#### OR

- **b)** For practical differentiator the component values are  $R_1=12$  K [6] ohm,  $R_f = 120$  K ohm and capacitor  $C_1 = 10$  nano farad.  $C_f = 1$  nano farad
  - 1. draw the circuit diagram
  - 2. determine the differentiator frequency, fa
  - 3. Determine the dc gain
- Q3 a) Draw circuit diagram of precision full wave rectifier. Draw [6] input and output waveforms. Explain with necessary equations, how the circuit provides full wave rectification ?

#### OR

b) Draw circuit diagram of negative peak detector. Describe its [6] working with neat waveforms. What changes need to be

Name of Chairman Sign. of Chairman

incorporated in the circuit for detecting the positive peak voltage? Draw the modified circuit.

- **Q4 a)** Draw circuit diagram of second order Butterworth low pass **[4]** filter and describe its frequency response with the help of gain equation.
  - OR
  - **b)** Determine the cut off frequency of first order Butterworth high [4] pass filter if R = 1k ohm and C = 0.1 micro farad. Determine the gain of circuit at 1.59 KHz and 1 KHz.  $R_1 = 1$  K ohm and  $R_f = 2$  K ohm.
- Q5 a) Draw the schematic diagram of 3 bit Successive Approximation [6] (SAR) type ADC. Describe how the circuit works and explain how it gives binary code (1 0 0)<sub>2</sub> for analog input 4 V. Consider analog input range between 0 to 8 V.
  - **b)** Compare Binary weighted type D to A converter with R-2R [4] ladder type DAC.
  - c) State any two parameters of ADC. An 8 bit SAR type ADC is [4] driven by a clock of 1 MHz. Determine the conversion time required.

OR

- Q6 a) Draw the circuit diagram of R 2R ladder type DAC. Describe [6] how the circuit converts the code  $(0 \ 0 \ 1)_2$  to 1/8 volts.
  - b) What is the resolution of D to A converter? A 10 bit DAC has [4] reference voltage/ full scale voltage 10.23 V. Determine its resolution/step size.
  - c) Draw the circuit diagram of grounded load V to I converter and [4] describe its operation. Draw its transfer characteristics.
- Q7 a) Give any two parameters of PLL and describe them with [6] respect to transfer characteristics of PLL. Draw schematic diagram of IC 565.
  - **b)** Draw block diagram of PLL and Describe function of each [4] block.
  - c) Draw block diagram for PLL to obtain  $f_{out} = 10 f_{in}$  and describe [4] it's working.

OR

- **Q8 a)** Draw the transfer characteristics of PLL and describe its **[6]** working with its different modes of operation.
  - b) Draw schematic diagram of IC 565. In PLL IC 565 determine [4] free running frequency, lock range and capture range. Given demodulation capacitor C = 1 micro Farad, Resistor and capacitor of VCO, R<sub>1</sub> = 15 k ohms and C<sub>1</sub> = 0.01 micro farad. Vcc = 12 V and -Vcc = 0 V (gnd).
  - c) Describe how PLL is used as FM demodulator?

[4]

Page 2 of 2