Total No. of Questions – [8]

Total No. of Printed Pages-02

G.R. No.		

paper cocle: U228-134(RE-FS)

May 2019/ENDSEM RE-EXAM

S. Y. B. TECH. (E & TC) (SEMESTER - II)

COURSE NAME: Integrated Circuits (IC)

COURSE CODE: ETUA22174

(PATTERN 2017)

Time: [2 Hours]

[Max. Marks: 50]

- (*) Instructions to candidates:
- 1) Answer Q.1, Q.2, Q.3, Q.4, Q.5 OR Q.6, Q.7 OR Q.8
- 2) Figures to the right indicate full marks.
- 3) Use of scientific calculator is allowed
- 4) Use suitable data wherever required
- Q1 a) Define following parameters of operational amplifier along with [6] their expressions. Also mention their ideal values.
 - a) input offset voltage
 - b) slew rate
 - c) common mode rejection ratio

OR

- b) Draw the circuit diagram of Widlar current source. What will [6] be the 3-dB bandwidth of op-amp with open loop gain 10⁵ and UGB of 1MHz? If the gain of the opamp is reduced to 1/1000 times of its open loop gain what will be the new BW?
- **Q2 a)** Why basic differentiator is needed to be modified? Draw the **[6]** circuit diagram of practical differentiator along with frequency response and explain its operation.

OR

- b) Design a summing amplifier to implement [6] $V_0 = -(3V_1+4V_2+5V_3)$. Assume $R_f = 100$ K ohms
- Q3 a) Draw circuit diagram of triangular waveform generator and [6] describe its working with neat waveforms.

OR

- **b)** Design a Scmitt trigger with UTP = 5 V and LTP = -5 V. [6] Assume \pm Vsat = \pm 10V. Modify the circuit to obtain UTP = 7V and LTP = - 3 V. Draw the modified circuit and waveforms.
- **Q4 a)** Draw circuit diagram of first order Butterworth high pass filter **[4]** and describe its frequency response with the help of gain

equation.

Sign. of Chairman

Name of Chairman

b) What is order of filter? How it affects the frequency response of [4] the filter. What will be the roll off rate of LPF if the order of the filter is made 5?

No. of Pages:

- Q5 a) Draw the circuit diagram of R 2R ladder type DAC. Describe [6] how the circuit converts the code (0 1)₂ to 1/4 volts. Also draw the transfer characteristics
 - b) In a 3 bit A to D converter which accepts input voltage between [4]
 0 to 1 V, determine output voltage equivalent to 1LSB. Full scale voltage is 1 V. What is the code that the ADC will produce for the input voltage 0.75?
 - c) Compare Flash ADC with Successive approximation type ADC [4] (two points). How many comparators are needed in Flash type ADC for getting output as 4 bit code?

OR

- Q6 a) Draw the circuit diagram of 3 bit parallel comparator type/ [6]
 Flash ADC to convert analog voltage in the range of 0 V to 1 V to 3 bit binary code and describe its working/operation
 - b) State any two parameters of ADC. An 8 bit SAR type ADC is [4] driven by a clock of 2MHz. Determine the conversion time required.
 - c) Draw the circuit diagram of grounded load V to I converter and [4] describe its operation.
- **Q7 a)** Draw the transfer characteristics of PLL and describe its **[6]** working with its different modes of operation.
 - b) In PLL IC 565 determine free running frequency, lock range [4] and capture range. Given demodulation capacitor C= 2 micro Farad, Resistor and capacitor of VCO, R₁= 12 k ohms and C₁= 250 pico farad. Vcc= 6 V and -Vcc = 6 V.
 - c) What is phase detector in PLL? Describe how X-OR can be [4] used as a phase detector. Draw its transfer characteristics.

OR

- **Q8 a)** What is PLL? Describe the working of PLL wrt the block **[6]** diagram. State any 4 applications of PLL.
 - **b)** In PLL IC 565 determine free running frequency, lock range **[4]** and capture range. Given demodulation capacitor C= 1 micro Farad, Resistor and capacitor of VCO, R_1 = 15 k ohms and C_1 = 0.01 micro farad. Vcc= 12 V and -Vcc = 0 V (gnd)

13

c) Describe how PLL is used as AM detector?

www.arelline.areline.comparer

[4]