

October 2019 / INSEM (T1)

S.Y. BTECH (PROGRAM) (SEMESTER-I)

Paper code - V239-144 (T1)

Course name : Computer Organization.

Course code : ITUA 21184

Time : 1 hr (Pattern 2018)

Total marks: [20]

Q.1

a) IAS (Von Neumann architecture) [Total 8 mks]

i) Diagram _____ [2]

ii) Explanation _____ [2]

iii) Main memory & I/O devices - [2]

iv) CPU components _____ [2]
(IAS details)

b) Computer components _____ [Total 8 mks].

i) CPU components (With all registers) - [2]

ii) I/O modules _____ [2]

iii) system Bus _____ [2]

iv) Main memory _____ [2]

Q.2

a) Multiply -7×-3 using booth's algorithm.
Register size = 4.

$\Rightarrow$ Multiplier $\rightarrow (-7)_{10} \rightarrow (1001)_2$

Calculate $-M \Rightarrow (0111)_2$

$$\begin{array}{r} 1001 \\ 0110 \text{ (1's complement)} \\ + \quad 1 \\ \hline 0111 \end{array}$$



$$Q = (-3)_{10} = (1101)_2$$

	AC	Q	Q ₋₁	Operation.
cycle ①	0000	1101	0	i) $AC \leftarrow AC - M$ $\begin{array}{r} 0000 \\ + 0111 \\ \hline 0111 \end{array}$ ii) A.S.R.
	0111 ↓ ↓ ↓ 0011	1101 ↓ ↓ ↓ 1110	0 1	
cycle ②	1100	1110		i) $AC \leftarrow AC + M$ $\begin{array}{r} 0011 \\ + 1001 \\ \hline 1100 \end{array}$ ii) A.S.R.
	1110	↓ ↓ ↓ 0111	0	
cycle ③	0101	0111	0	i) $AC \leftarrow AC - M$ $\begin{array}{r} 1110 \\ + 0111 \\ \hline 10101 \end{array}$ Discard carry. ii) A.S.R.
	↓ ↓ ↓ 0010	↓ ↓ ↓ 1011	0 1	
cycle ④	<u>0001</u>	<u>0101</u>	1	i) A.S.R.

Now Ans: $(00010101)_2 = (21)_{10}$.

$$\text{So } (-7)_{10} \times (-3)_{10} = (21)_{10}.$$

1.3
(ab)



Accumulator (A)
0

Divident (Q)
(11)

Divisor (M)
(3)

0000

1011

0011

Step 1:
Left shift ←
Sub M (-3)
∴ Unsuccessful
∴ Restore 4 0

0001
 $+1101$

 1110
 $\uparrow$
 0001

011-

0110

Step 2:
Left shift
Sub M
Unsuccessful
∴ Restore value

0010
 $+1101$

 1111
 $\uparrow$
 0010

110-

1100

Step 3
Left shift
Sub M
Successful
∴ No Restore

0101
 $+1101$

 0010
 0010

100

1001

Step 4
Left shift
Sub M
∴ Successful
∴ No Restore

0101
 $+1101$

 0010

0010

001


0011

Remainder → 02

Q → 03

Differentiate between superscalar and Super Pipelined

Superscalar	Super Pipelined
1. Dividing the long latency stages of a pipeline into several shorter stages. 2. Superscalar seeks to improve the parallel instruction rate. 3. Superscalar perform only one pipeline stage per clock cycle in each parallel pipeline. 4. Superscalar complex to design	1. Dynamically issuing, Executing Multiple Instruction per cycle. 2. Super-pipelining seeks to improve the sequential instruction rate. 3. Super-pipeline system is capable of performing two pipeline stages per clock cycle. 4. Super pipelined relatively easy than superscalar.




Microprogram - Micro Instruction

* Program is set of instructions.

- An instruction required a set of small operations called Micro-operations.

- Micro-operation needs control signal to execute and for control signal we need set of micro instruction, we called micro-program - micro instruction.



Adv : ① Flexible
② Scalable

Dis : ① Cost is High