MARKING SCHEME

May 2022 (ENDSEM) EXAM T.Y. B. TECH. (SEMESTER - II)

COURSE NAME: Digital System Design using Verilog

COURSE CODE: ETUA32182C

(PATTERN 2018)

Q.1	a) architecture of XC9572 CPLD and	[2 marks]
	Explanation each block in brief.	[2 marks]
	b) Optimization of equations	[2 marks]
	Construction of optimized combinational circuit using PLA.	[4 marks]
	OR	
	b) Optimization of equations	[2 marks]
	Construction of optimized square look-up table for decimal numbers 0 to 5 using ROM.	[4 marks]
Q.2	a) Correct diagram	[2 marks]
	Verilog code to design 2kB RAM with a word size of 8 bit with separate read/write data bus.	[2 marks]
	b) State diagram of sequence detector to detect an overlapping sequence "1101" using Mealy FSM.	[3 marks]
	Verilog code.	[3 marks]
	OR OR	
	b) State diagram to construct a serial adder. Verilog code.	[3 marks]
		[3 marks]
Q.3	a) List of micro-operations for the pipelined stage Instruction Fetch (IF).	[2 marks]
	Stage diagram to implement these micro-operations.	[2 marks]
	b) Pipelined architecture.	[3 marks]
	Verilog code to implement this architecture.	[3 marks]
	OR P	
	b) Complete instruction subset being considered for the MIPS32 processor design.	[6 marks]